

## CLAIMS

1. A semiconductor device comprising:
  - a low resistance semiconductor substrate;
  - 5 a high resistance semiconductor layer formed on said low resistance semiconductor substrate;
  - an insulation layer formed on said high resistance semiconductor layer;
  - a transistor element composed of a collector region,
  - 10 a base region, and an emitter region which are formed in said high resistance semiconductor layer;
  - an emitter electrode formed in said insulation layer so as to be electrically connected to said emitter region;
  - a sub-emitter electrode formed in said insulation
  - 15 layer electrically connected to said emitter electrode;
  - a low resistance impurity-diffusion region formed in said high resistance semiconductor layer such that said sub-emitter electrode is electrically connected to said low resistance semiconductor substrate through said low
  - 20 resistance impurity-diffusion region;
  - a base electrode formed in said insulation layer so as to be electrically connected to said base region; and
  - a base-bonding pad formed on said insulation layer so as to be electrically connected to said base electrode,
  - 25 wherein said base-bonding pad is placed on said insulation layer above said low resistance impurity-diffusion region so as to be at least partially encompassed with said low resistance impurity-diffusion region.
2. A semiconductor device as set forth in claim 1,
- 30 wherein said low resistance semiconductor substrate is grounded.
3. A semiconductor device as set forth in claim 1, wherein the electrical connection between said emitter

electrode and said sub-emitter electrode is established by a conducting path formed on said insulation layer, and the electrical connection between said base electrode and said base-bonding pad is established by a conducting path formed  
5 on said insulation layer.

4. A semiconductor device as set forth in claim 1, wherein said insulation layer includes a conductive layer buried therein and electrically connected to said sub-emitter electrode, and said conductive layer is placed so as to at  
10 least partially encompass said base-bonding pad.

5. A semiconductor device as set forth in claim 4, wherein a part of said base-bonding pad is encompassed with said low resistance impurity-diffusion region, and the remaining part of said base-bonding pad is encompassed with  
15 said conductive layer.

6. A semiconductor device as set forth in claim 1, further comprising:

a first wiring pattern formed on said insulation layer;

20 an additional insulation layer formed between said insulation layer and both said base-bonding pad and said first wiring pattern;

a second wiring pattern formed on said additional insulation layer;

25 an additional emitter electrode formed in said additional insulation layer so as to be electrically connected to said emitter electrode;

30 an additional sub-emitter electrode formed in said additional insulation layer so as to be electrically connected to said sub-emitter electrode;

an additional base electrode formed in said additional insulation layer so as to be electrically connected to said base electrode; and

an additional base-bonding pad formed on said additional insulation layer so as to be electrically connected to said base-bonding pad.

7. A semiconductor device as set forth in claim 6,  
5 wherein said sub-emitter electrode has a grounded shield which is integrally extended therefrom between said insulation layer and said additional insulation layer, so as to encompass said base-bonding pad.

8. A semiconductor device as set forth in claim 6,  
10 wherein said second wiring pattern includes a conducting path for establishing an electrical connection between said additional emitter electrode and said additional sub-emitter electrode, and another conducting path for establishing an electrical connection between said base electrode and said  
15 base-bonding pad.

9. A semiconductor device as set forth in claim 1,  
wherein said low resistance semiconductor substrate exhibits a first conductivity type; said high resistance semiconductor layer includes a first high resistance epitaxial layer section  
20 formed on said low resistance semiconductor substrate and exhibiting the first conductivity type, and a second high resistance layer section formed on said first high resistance epitaxial layer and exhibiting a second conductivity type opposite to the first conductivity type; and said low  
25 resistance impurity-diffusion region includes a first low resistance impurity-diffusion region section formed in said first high resistance epitaxial layer section and exhibiting the first conductivity type, and a second low resistance impurity-diffusion region section formed in said second high  
30 resistance epitaxial layer section and exhibiting the first conductivity type.

10. A semiconductor device as set forth in claim 1,  
wherein said second low resistance impurity-diffusion region

section is formed as a channel stopper region exhibiting the first conductivity type.

11. A production method for producing a semiconductor device comprising:

5           growing a first high resistance epitaxial layer of a first conductivity type on a low resistance semiconductor substrate of the first conductivity type;

          forming a low resistance impurity-diffusion region of the first conductivity type in said first high resistance  
10 epitaxial layer so as to be electrically connected to said low resistance semiconductor substrate;

          forming a low resistance collector-buried region of a second conductivity type opposite to said first conductivity type in said first high resistance epitaxial layer;

15           growing a second high resistance epitaxial layer of the second conductivity type on said first high resistance epitaxial layer having said low resistance collector-buried region;

          forming a low resistance collector-contact region of  
20 the second conductivity type formed in said second high resistance epitaxial layer so as to be electrically connected to said low resistance collector-buried layer;

          forming a sub-emitter region in said second high resistance epitaxial layer so as to be electrically connected  
25 to said low resistance impurity-diffusion region;

          forming a base region of the first conductivity type on said second high resistance epitaxial layer above said low resistance collector-buried region;

          forming an emitter region of the second conductivity  
30 type formed on said base region;

          forming an insulation layer on said second high resistance epitaxial layer;

          forming base, emitter, collector sub-emitter

electrodes connected to said base, emitter, collector-contact, and sub-emitter regions, respectively; and

a base-bonding pad formed on said insulation layer so as to be encompassed with said sub-emitter region.

5           12. A production method as set forth in claim 11, further comprising forming a conductive layer in said insulation layer so as to at least partially encompass said base-bonding pad, said conductive layer being electrically connected to said sub-emitter electrode.

10           13. A production method as set forth in claim 11, wherein said sub-emitter region is formed as a channel stopper region so as to at least partially encompass said base-bonding pad.